

## DATASHEET

# MPR0812TE Power Supply

**Input: 90VAC to 264VAC; Output: +12VDC, 850W; Auxiliary Voltage 12VDC @ 1A**



The MPR0812 series is an 850W ACDC power supply with a power density of 27.9W/in<sup>3</sup> at a typical efficiency of 94.5% @ 50% Load. The smaller depth of 9" would be conducive for mid plane system architectures and in applications that are limited in space. MPR0812 uses the industry standard PMBus™ compliant I<sup>2</sup>C communications bus and offers a full range of control and monitoring capabilities. The SMBAlert signal pin automatically alerts customers of any state change within the power supply.

## Application

- 12Vdc Distributed Power Architectures
- Mid-End Servers
- Blade Servers
- Advanced workstations
- Network Equipment
- Network Attached Storage
- Storage Area Networks
- Routers/Switches
- Enterprise Networks

## Features

- Form factor: 9.0" (L) x 2.15" (W) x 1.57" (H)
- 12Vdc Regulation: set point ±0.33%, overall ±2%
- Active current share on 12V with internal OR'ing function
- Remote sense on the 12V main output
- Hot insertion/removal (hot plug)
- Hardware recoverable latched 12Vdc overvoltage
- Auto recoverable overload & over temperature
- Firmware adjustable overload set point of 12V output
- Operating temperature: -5°C to 50°C
- Digital status & control: PMBus™<sup>#</sup> serial bus
- Compliant to REACH Directive (EC) No 1907/2006
- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Conducted EMI: Class B with 6dB margin
- Meets EN6100 immunity and transient standards
- Shock & vibration: NEBS GR-63-CORE, level 3
- UL\* and cUL approved to UL/CSA†62368-1, TUV (EN62368-1), CE<sup>‡</sup> Mark

\* UL is a registered trademark of Underwriters Laboratories, Inc.

† CSA is a registered trademark of Canadian Standards Association.

‡ This product is intended for integration into end-user equipment. All the required procedures for CE marking of end-user equipment should be followed. (The CE mark is placed on selected products.)

# PMBus™ name and logo are registered trademarks of the System Management Interface Forum (SMIF)

## Technical Specifications

### Absolute Maximum Ratings

Stresses over the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions over those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage: Continuous	$V_{IN}$	90	264	$V_{DC}$
Operating Ambient Temperature	$T_A$	-5	50	$^{\circ}C$
Storage Temperature	$T_{STG}$	-40	85	$^{\circ}C$
I/O Isolation voltage (100% factory Hi-Pot tested)			3000	$V_{AC}$

### Electrical Specifications

Parameter	Symbol	Min	Typ	Max	Unit
Operational Range	$V_{IN}$	90	115/230	264	$V_{AC}$
Frequency range (ETSI 300-132-1 recommendation)	$F_{IN}$	47	50/60	63	Hz
Main Output Turn OFF	$V_{IN-OFF}$	70		80	$V_{AC}$
Main Output Turn ON	$V_{IN-ON}$	74		84	$V_{AC}$
Hysteresis between turn OFF and turn ON	$V_{IN}$	4			$V_{AC}$
Efficiency ( $T = 25^{\circ}C$ , $V = 12V$ ) $V = 230V$ , exc. fan					
100% load	$\eta$		93.5		%
50% load	$\eta$		94.5		%
20% load	$\eta$		93.0		%
Maximum Input Current ( $V_O = V_O$ , set, $I_O = I_O$ , max)					
$V_{IN} = 100V_{AC}$	$I_{IN}$			9	$A_{AC}$
$V_{IN} = 180V_{AC}$	$I_{IN}$			5.5	$A_{AC}$
Cold Start Inrush Current (between 0 to 200mSec)	$I_{IN}$			25	$A_{PEAK}$
Startup Time during AC ramp up. Note: Following a “turn off” of the 12V Main output (for any reason whatsoever) the output shall not be allowed to “turn on” again for 1sec (even if all necessary operating conditions are met).	T			3	Sec
Power factor ( $V_{AC} = 115/230V_{AC}$ ), $I_O = 50\% I_{O, max}$ $I_O = 100\% I_{O, max}$	PF PF		0.96 0.98		
Holdup time ( $V_{out} \geq 10.8V$ , $T_{amb} = 25^{\circ}C$ ) 80% load 50% load Early warning prior to output falling below regulation Ride through	T	10 16 1	12 20 10		ms
Leakage current ( $V = 250V$ , $F = 60Hz$ )	$I_{IN}$			3	$mA_{RMS}$
Isolation Input/Output		3000			$V_{RMS}$
Input/Frame		1500			$V_{RMS}$
Output/Frame		50			$V_{DC}$

## Technical Specifications (continued)

### Electrical Specifications (continued)

<b>12Vdc MAIN OUTPUT</b>					
<b>Parameter</b>	<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Output Power @110 – 264 Vac, Cout 500-4000uF	P <sub>O</sub>	0	-	850 <sup>1</sup>	W
Overall regulation (setpoint, line, load, temperature)	V <sub>O</sub>	-2		+2	%
Ripple and noise (20MHz bandwidth, 0.1uF ceramic+10uF tantalum connected)	V <sub>O</sub>			120 <sup>2</sup>	mV <sub>P-P</sub>
Turn-ON overshoot	V <sub>O</sub>			+3	%
Turn-ON delay	T			2	sec
Remote ON/OFF delay time	T			150	ms
Turn-ON rise time (10 – 90% of V <sub>out</sub> )	T			80	ms
Transient response 50% step [10%-50%, 50% - 100%] (di/dt – 1A/μs, recovery 500μs)	V <sub>O</sub>	-5		+5	%V <sub>O</sub>
Overvoltage protection, latched (recovery by cycling off/on via hardware or PMBus™)	V <sub>O</sub>	13.0	13.8	14.5	Overvoltage protection, latched
Output current @110 – 264 Vac	I <sub>O</sub>	0		70.8	A <sub>DC</sub>
Current limit— The output shall shutdown when an overcurrent condition is detected. It will auto restart after 1sec; however, if the overcurrent condition is redetected the output will once again shutdown. The output will once again re-start, however if the overcurrent condition persists it will latch of after the fifth unsuccessful attempt. To reset the latch, it will be necessary to toggle the PS_ON_L signal (B4) or recycle the incoming AC source.	I <sub>O</sub>	74		82	A <sub>DC</sub>
Hot Swap Transients	V <sub>O</sub>	-5		+5	%
Active current share	I <sub>O</sub>	-5		+5	% of FL
<b>STANDBY OUTPUT</b>					
<b>Parameter</b>	<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Set point	V <sub>SB</sub>		12.0		V <sub>DC</sub>
Overall regulation (setpoint, line, load, temperature)	V <sub>SB</sub>	11.7		12.3	V <sub>DC</sub>
Ripple and noise (20MHz bandwidth, 0.1uF ceramic+10uF tantalum connected)	V <sub>SB</sub>			120 <sup>2</sup>	mV <sub>P-P</sub>
Output current	I <sub>SB</sub>	0		1	A <sub>DC</sub>
Transient response 50% step [10%-50%, 50% - 100%] (di/dt – 1A/μs, recovery 500μs)	V <sub>SB</sub>	-5		+5	%V <sub>O</sub>
Overvoltage protection, latched	V <sub>SB</sub>	13		14.5	V <sub>DC</sub>
Overload protection - The output shall shutdown when an overcurrent is detected. It will auto restart after 2sec. However, if the overcurrent is re-detected the output will once again shutdown. This cycle will occur indefinitely while in the overcurrent condition	I <sub>SB</sub>		1.5		A <sub>DC</sub>
Note: Output voltage allowed to dip to 10.0V temporarily during fault conditions on the main output (e.g., a short circuit on the main output pins)					

<sup>1</sup> Refer power curve for details.

<sup>2</sup> Can be over 120mV (300mV typical) at light load (around 1 A for main and 0.1A for standby each unit) in paralleled application

## Technical Specifications (continued)

### General Specifications

Parameter	Device	Typ	Unit
Calculated Reliability Per Telcordia SR-332 Issue 4 M1C3@25°C		576K	Hrs
Weight		1.70/0.77	Lbs/kg

### EMC Compliance

Parameter	Criteria	Standard	Level	Test
AC input	Conducted emissions	EN55032, FCC Docket 20780 part 15, subpart J	B (With 6dB margin)	0.15 – 30MHz
	Radiated emissions <sup>2</sup>	EN55032	B <sup>1</sup>	30 – 1000MHz
AC input immunity	Voltage dips	EN61000-4-11	A	230V <sub>in</sub> , 80% load, Phase 45°, Dip 100% Duration 10ms
			V <sub>MAIN</sub> : B V <sub>SB</sub> : A	230V <sub>in</sub> , 50% load, Phase 0°, Dip 100% Duration 20ms (V <sub>SB</sub> : A, V <sub>I</sub> :B)
			B	230V <sub>in</sub> , 100% load, Phase 45°, Dip 100% Duration > 20ms (V <sub>SB</sub> /V <sub>I</sub> :B)
	Voltage surge	EN61000-4-5	6kV	Common mode and differential mode, unit shall fail safely.
			4kV	Common mode and differential mode, unit shall survive. The output may shut down and recover automatically (Criteria B) or require manual intervention (Criteria C) <sup>2</sup>
			2kV	Common and differential mode, unit passes criteria A (normal performance) <sup>3</sup>
Fast transients	EN61000-4-4	Level 3, criteria A	5/50ns, 2kV (common mode)	
Input Current Harmonics		IEC/EN 61000-3-2	Comply	
Voltage Fluctuation & Flicker		IEC/EN 61000-3-3	Comply	
Enclosure immunity	Conducted RF fields	EN61000-4-6	Level 3, criteria A	140dB $\mu$ V, 0.15-80MHz, 80% AM
	Radiated RF fields	EN61000-4-3	Level 3, criteria B	10V/m, 80-1000MHz, 80% AM
		ENV 50140	A	
	ESD	EN61000-4-2	Level 4, criteria A	8kV contact, 15kV air

<sup>1</sup> Radiated emissions compliance is contingent upon the final system configuration.

<sup>2</sup> Tests above  $\pm 2$ KV will be performed for information purposes to IEC/EN66100-4-5 with 12ohm impedance, differential & common mode.

<sup>3</sup> Impedance is 2 ohms for  $\pm 2$ KV differential and common mode to comply with NEBS GR-1089 limits. Maximum load capacitance is required for these tests.

## Technical Specifications (continued)

### Environmental Specifications


Parameter	Min	Typ	Max	Unit
Ambient Inlet Temperature Rating	-5		50	°C
Storage Temperature	-40		70	°C
Operating Altitude Design Requirement without derating at 40°C inlet			3000	m
Acoustic noise (full load)		57		dbA
Over Temperature Protection (inlet) Auto restart with 4°C hysteresis for recovery (warning issued at 70°C)		70		°C
Humidity Relative humidity, non-condensing Operating 45°C Storage	5 5		90 95	%
Operational Vibration Sine sweep; 5-200Hz, 2G; random vibration, 5-500Hz, 1.11G				
Non-Operating Shock			30	Grms

### Safety Specifications — Applicable Standards

- CAN/CSA C22.2 No 62368-1-07, Am.1:2011, Am 2:2014
- ANSI/UL 62368-1-2014
- IEC62368-1:2005 (2nd Ed.), Am 1:2009 + Am 2:2013
- CCC GB4943. 1-2011;GB9254-2008(Class A); GB17625.1-2012
- EN 62368-1:2006+A11:2009 +A1:2010 +A12:2011 +A2:2013
- BSMI CNS14336-1 (099/09/30); CNS13438 ((095/06/01)
- KC K 62368-1(2011-12)

## Technical Specifications (continued)

### Output Power Curve Versus Ambient Inlet Temperature



## Technical Specifications (continued)

**Feature Specifications:** Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions.

### STATUS AND CONTROL SIGNALS

Signal Name	I/O	Description	Interface Details
INPUT_OK (AC Source)	Output	The signal output is driven high when input source is available and within acceptable limits. The output is driven low to indicate loss of input power. There is a minimum of 1ms pre-warning time before the signal is driven low prior to the PWR_OK signal going low. The power supply must ensure that this interface signal provides accurate status when AC power is lost.	Pulled up internally via 10K to 3.3Vdc. A logic high >3.0Vdc A logic low < 0.8Vdc Driven low by internal CMOS buffer.
PW_OK (Output OK)	Output	The signal output is driven high when main output is valid. Changes to low if an imminent loss of the main output may occur. Note that should a catastrophic failure occur, the signal may not be fast enough to provide a meaningful warning.	Pulled up internally via 10K to 3.3Vdc. A logic high >3.0Vdc A logic low < 0.8Vdc Driven low by internal CMOS buffer.
SMB_ALERT (FAULT/ WARNING)	Output	The signal output is driven low to indicate that the power supply has detected a warning or fault and is intended to alert the system. This output must be driven high when the power is operating correctly (within specified limits). The signal will revert to a high level when the warning/fault stimulus (that caused the alert) is removed.	Pulled up internally via 10K to 3.3Vdc. A logic high >3.0Vdc A logic low < 0.8Vdc Driven low by internal CMOS buffer.
PRESENT_L (Power Supply Absent)	Output	The signal is used to detect the presence (installed) of a PSU by the host system. The signal is connected to PSU logic SGND within the power module.	Passive connection to +VSB_Return. A logic low < 0.8Vdc
PS_ON (Power Supply Enable/Disable)	Input	This signal is pulled up internally to the internal housekeeping supply (within the power supply). The power supply main 12Vdc output will be enabled when this signal is pulled low to +VSB_Return. In the low state the signal input shall not source more than 1mA of current. The 12Vdc output will be disabled when the input is driven higher than 2.4V, or open circuited. Cycling this signal shall clear latched fault conditions.	Pulled up internally via 10K to 3.3Vdc. A logic high >3.0Vdc A logic low < 0.8Vdc Input is via CMOS Schmitt trigger buffer.
PS_KILL	Input	This signal is used during hot swap to disable the main output during hot swap extraction. The input is pulled up internally to the internal housekeeping supply (within the power supply). The signal is provided on a short (lagging pin) and should be connected to +VSB_Return.	Pulled up internally via 10K to 3.3Vdc. A logic high >3.0Vdc A logic low < 0.8Vdc Input is via CMOS Schmitt trigger buffer.
ADDR (Address Select)	Input	An analogue input that is used to set the address of the internal slave devices (EEPROM and microprocessor) used for digital communications. Connection of a suitable resistor to +VSB_Return, in conjunction with an internal resistor divider chain, will configure the required address.	DC voltage between the limits of 0 and +3.3Vdc.
SCL (Serial Clock)	Both	A serial clock line compatible with PMBus™ Power Systems Management Protocol Part 1 – General Requirements Rev 1.1. No additional internal capacitance is added that would affect the speed of the bus. The signal is provided with a series isolator device to disconnect the internal power supply bus in the event that the power module is unpowered.	VIL is 0.8V maximum VOL is 0.4V maximum when sinking 3mA VIH is 2.1V minimum
SDA (Serial Data)	Both	A serial data line compatible with PMBus™ Power Systems Management Protocol Part 1 – General Requirements Rev 1.1. The signal is provided with a series isolator device to disconnect the internal power supply bus if the power module is unpowered.	VIL is 0.8V maximum VOL is 0.4V maximum when sinking 5mA VIH is 2.1V minimum

## Technical Specifications (continued)

Signal Name	I/O	Description	Interface Details
V1_SENSE VISENSE_RTN	Input	Remote sense connections intended to be connected at and sense the voltage at the point of load. The voltage sense will interact with the internal module regulation loop to compensate for voltage drops due to connection resistance between the output connector and the load. If remote sense compensation is not required then the voltage can be configured for local sense by: 1. V1_SENSE directly connected to power blades 6 to 10 (inclusive) 2. V1_SENSE_RTN directly connected to power blades 1 to 5 (inclusive)	Compensation for a up to 0.12Vdc total connection drop (output and return connections).
ISHARE	Bi-Directional Analogue Bus	The current sharing signal is connected between sharing units (forming an ISHARE bus). It is an input and/or an output (bi-directional analogue bus) as the voltage on the line controls the current share between sharing units. A power supply will respond to a change in this voltage but a power supply can also change the voltage depending on the load drawn from it. On a single unit the voltage on the pin (and the common ISHARE bus would read 8VDC at 100% load (module capability). For two identical units sharing the same 100% load this would read 4VDC for perfect current sharing (i.e. 50% module load capability per unit). Analogue voltage: +8V maximum;	

## Digital Interface Specifications

Parameter	Conditions	Symbol	Min	Max	Unit
<b>PMBus™ Signal Interface Characteristics</b>					
Input logic high voltage (CLK, DATA)		V <sub>IH</sub>	0.7V <sub>DD</sub>	3.6	V
Input logic low voltage (CLK, DATA)		V <sub>IL</sub>	0	0.8	V
Input high sourced current (CLK, DATA)		I <sub>IH</sub>	0	10	µA
Output low sink voltage (CLK, DATA, SMBALERT#)	I <sub>O</sub> =5mA	V <sub>OL</sub>		0.4	V
Output low sink current (CLK, DATA, SMBALERT#)		I <sub>OL</sub>	5		mA
Output high open drain leakage current (CLK, DATA, SMBALERT#)	V <sub>O</sub> =3.6V	I <sub>OH</sub>	0	10	µA
PMBus™ operating frequency range	Slave Mode	FPMB	10	400	kHz
<b>Measurement System Characteristics</b>					
Clock stretching		tstretch		25	ms
I <sub>OUT</sub> measurement range	Linear	I <sub>RNG</sub>	0	88	A
I <sub>OUT</sub> measurement accuracy 25°C		I <sub>OUT</sub>	-3	+3	% of FL
V <sub>OUT</sub> measurement range	Linear	V <sub>OUT(rng)</sub>	0	14	V
V <sub>OUT</sub> measurement accuracy		V <sub>OUT(acc)</sub>	-5	+5	%
Temp measurement range	Linear	Temp <sub>(rng)</sub>	0	125	°C
Temp measurement accuracy <sup>1</sup>		Temp <sub>(acc)</sub>	-5	+5	%
I <sub>IN</sub> measurement range	Linear	I <sub>IN(rng)</sub>	0	16	A <sub>RMS</sub>
I <sub>IN</sub> measurement accuracy		I <sub>IN(acc)</sub>	-5	+5	% of FL
V <sub>IN</sub> measurement range	Linear	V <sub>IN(rng)</sub>	0	330	V <sub>RMS</sub>
V <sub>IN</sub> measurement accuracy		V <sub>IN(acc)</sub>	-5	+5	% of FL
P <sub>IN</sub> measurement range	Linear	P <sub>N(rng)</sub>	0	1023	W
P <sub>IN</sub> measurement accuracy		P <sub>IN(acc)</sub>	-5	+5	% of FL
Fan Speed measurement range	Linear		0	30k	RPM
Fan Speed measurement accuracy			-10	10	%
Fan speed control range	number		0	100	%

<sup>1</sup> Temperature accuracy reduces non-linearly with decreasing temperature

## Technical Specifications (continued)

### Visual Indicators (LEDs)


Input (Green), Output (Bicolor Green/Amber)

STATUS INDICATORS			
LED NAME	LED MODE	LED STATE/ OPERATION	DESCRIPTION
Input	OK	Solid Green	Input voltage operating within normal specified range
Input	OV/UV Warning	Blinking Green	Input voltage operating in: 1) overvoltage warning; 2) under voltage warning range, or 3) above overvoltage range
Input	OFF or Fault	Off	Input voltage operating: 1) below under voltage range, or 2) not present
Output	Power Good	Solid Green	Main output & standby output enabled with no power supply warning or fault detected
Output	Standby	Blinking Green	Standby output enabled with no power supply warning or fault detected
Output	Warning	Blinking Amber	Power supply fault detected as per PMBus™ STATUS_X reporting bytes <sup>2</sup>
Output	Fault	Solid Amber	Power supply fault detected as per PMBus™ STATUS_X reporting

<sup>2</sup> LED fault/warning operation follows PMBus™ fault/warning reporting status flags but will not be “sticky” (i.e., if the fault stimulus is removed, even though the actual fault/warning is still showing [still “sticky” and not cleared], the relevant LED will revert to normal (non-fault) operation.

### Timing Specifications

#### Turn-on delay & output rise time




Time	Min (ms)	Max (ms)
Vsb Rise Time	10	200
VI Rise Time	20	200
Vsb Power-on Delay	-	2700
VI Power-on Delay	-	3000
VI PS_ON Delay	100	150
VI PW_OK Delay	100	300
ACOK detect	300	1000

The turn-on delay after apply of AC input (within the operating range) shall as defined in the following tables. The output rise times shall be measured from 10% of the nominal outputs to the lower limit of the regulation band as defined in the following tables.

## Technical Specifications (continued)

### Power removal holdup, fall time and signaling



Power Removal Timing	Min	Max	Notes
Vsb holdup	40ms	-	
V1 holdup (effective Total)	12ms	-	650W
AC fail detect	-	40ms	80% load
PW_OK delay off	1ms	-	
PW_OK Hold up	5ms	-	

## Technical Specifications (continued)

### Design Features

#### Serial Bus Communications

The I<sup>2</sup>C interface facilitates the monitoring and control of various operating parameters within the unit and transmits these on demand over an industry standard I<sup>2</sup>C Serial bus.

All signals are referenced to 'SGND'.

**Serial Clock (SCL):** The clock pulses on this line are generated by the host that initiates communications across the I<sup>2</sup>C Serial bus. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink current complies to the I<sup>2</sup>C /SMBus specifications.

**Serial Data (SDA):** This line is a bi-directional data line. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink current complies to the I<sup>2</sup>C /SMBus specifications.

#### Digital Feature Descriptions

**PMBus™ compliance:** The rectifier is fully compliant to the Power Management Bus (PMBus™) rev1.2 requirements. This Specification can be obtained from [www.pmbus.org](http://www.pmbus.org).

'Manufacturer Specific' commands are used to support additional instructions that are not in the PMBus™ specification.

All communication over the PMBus™ interface must support the Packet Error Checking (PEC) scheme. The PMBus™ master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the rectifier.

Non-volatile memory is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory. Only those specifically identified as capable of being stored can be saved. (see the Table of Commands for which command parameters can be saved to non-volatile storage).

**Non-supported commands:** Non supported commands are flagged by setting the appropriate STATUS bit and issuing a SMBAlert to the 'host' controller.

If a non-supported read is requested the rectifier will return 0x00h for data.


**Data out-of-range:** The rectifier validates data settings and sets the data out-of-range bit and SMBAlert if the data is not within acceptable range.

**Master/Slave:** The 'host controller' is always the MASTER. Rectifiers are always SLAVES. SLAVES cannot initiate communications or toggle the Clock. SLAVES also must respond expeditiously at the command of the MASTER as required by the clock pulses generated by the MASTER.

**Clock stretching:** The 'slave'  $\mu$ Controller inside the rectifier may initiate clock stretching if it is busy and it desires to delay the initiation of any further communications. During the clock stretch the 'slave' may keep the clock LO until it is ready to receive further instructions from the host controller.

The maximum clock stretch interval is 25ms.

The host controller needs to recognize this clock stretching, and refrain from issuing the next clock signal, until the clock line is released, or it needs to delay the next clock pulse beyond the clock stretch interval of the rectifier. Note that clock stretching can only be performed after completion of transmission of the 9<sup>th</sup> ACK bit, the exception being the START command.



## Technical Specifications (continued)

**I<sup>2</sup>C Bus Lock-Up detection:** The device will abort any transaction and drop off the bus if it detects the bus being held low for more than 35ms.

**Communications speed:** Both 100kHz and 400kHz clock rates are supported. The rectifiers default to the 100kHz clock rate.

**Packet Error Checking (PEC):** The rectifier will not respond to commands without the trailing PEC. The integrity of communications is compromised if packet error correction is not employed. There are many functional features, including turning OFF the main output, that require validation to ensure that the desired command is executed.

PEC is a CRC-8 error-checking byte, based on the polynomial  $C(x) = x^8 + x^2 + x + 1$ , in compliance with PMBus™ requirements. The calculation is based in all message bytes, including the originating write address and command bytes preceding read instructions. The PEC is appended to the message by the device that supplied the last byte.

**SMBAlert:** The  $\mu$ C driven SMBAlert signal informs the 'master/host' controller that either a STATE or ALARM change has occurred. Normally this signal is HI. The signal will change to its LO level if the rectifier has changed states and the signal will be latched LO until the rectifier receives a 'clear\_faults' instruction.

The signal will be triggered for any state change, including the following conditions:

- VIN under or over voltage
- Vout under or over voltage
- OUT over current
- Over Temperature warning or fault
- Fan Failure
- Communication error
- PEC error
- Invalid command

- SMBAlert is asserted during power up to notify the master that a new rectifier has been added to the bus.

The rectifier will clear the SMBAlert signal (release the signal to its HI state) upon the following events:

- Receiving a CLEAR\_FAULTS command
- Bias power to the processor is recycled

The rectifier will re-assert the Alert line if the internal state of the rectifier has changed, even if that information cannot be reported by the status registers until a clear\_faults is issued by the host. If the Alert asserts, the host should respond by issuing a clear\_faults to retire the alert line (this action also provides the ability to change the status registers). This action triggers another Alert assertion because the status registers changed states to report the latest state of the rectifier. The host is now able to read the latest reported status register information and issue a clear\_faults to retire the Alert signal.

**Re-initialization:** The I<sup>2</sup>C code is programmed to re-initialize if no activity is detected on the bus for 5 seconds. Reinitialization is designed to guarantee that the I<sup>2</sup>C  $\mu$ Controller does not hang up the bus. Although this rate is longer than the timing requirements specified in the SMBus specification, it had to be extended in order to ensure that a re-initialization would not occur under normal transmission rates. During the few  $\mu$ seconds required to accomplish reinitialization the I<sup>2</sup>C  $\mu$ Controller may not recognize a command sent to it. (i.e. a start condition).

**Read back delay:** The rectifier issues the SMBAlert notification as soon as the first state change occurred. During an event a few different states can be transitioned to before the final event occurs. If a read back is implemented rapidly by the host a successive SMBAlert could be triggered by the transitioning state of the rectifier. In order to avoid successive SMBAlerts and read back and also to avoid reading a transitioning state, it is prudent to wait more than 2 seconds after the receipt of a

## Technical Specifications (continued)

SMBAlert before executing a read back. This delay will ensure that only the final state of the rectifier is captured.

**Successive read backs:** Successive read backs to the rectifier should not be attempted at intervals faster than every one second. This time interval is sufficient for the internal processors to update their data base so that successive reads provide fresh data.

**Global Broadcast:** This is a powerful command because it instructs all rectifiers to respond simultaneously. A read instruction should never be accessed globally. The rectifier should issue an 'invalid command' state if a 'read' is attempted globally.

For example, changing the 'system' output voltage requires the global broadcast so that all paralleled rectifiers change their output simultaneously. This command can also turn OFF the 'main' output or turn ON the 'main' output of all rectifiers simultaneously. Unfortunately, this command does have a side effect. Only a single rectifier needs to pull down the ninth acknowledge bit. To be certain that each rectifier responded to the global instruction, a READ instruction should be executed to each rectifier to verify that the command properly executed. The GLOBAL BROADCAST command should only be executed for write instructions to slave devices.

### PMBus™ Commands

**Standard instruction:** Up to two bytes of data may follow an instruction depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

1	8	1	8	1
S	Slave address	Wr	A	Command Code

8	1	8	1	8	1	1
Low data byte	A	High data byte	A	PEC	A	P

Master to Slave    Slave to Master

SMBUS annotations; S – Start, Wr – Write, Sr – re-Start, Rd – Read, A – Acknowledge, NA – not-acknowledged, P – Stop

**Standard READ:** Up to two bytes of data may follow a READ request depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

1	7	1	1	8	1
S	Slave address	Wr	A	Command Code	A

1	7	1	1	8	1
Sr	Slave Address	Rd	A	LSB	A

8	1	8	1	1
MSB	A	PEC	NA	P

**Block communications:** When writing or reading more than two bytes of data at a time BLOCK instruction for WRITE and READ commands are used instead of the Standard Instructions above to write or read any number of bytes greater than two.

**Block write format:**

1	7	1	1	8	1
S	Slave address	Wr	A	Command Code	A

8	1	8	1	8	1
Byte count = N	A	Data 1	A	Data 2	A

8	1	8	1	8	1	1
.....	A	Data N	A	PEC	A	P

**Block read format:**

1	7	1	1	8	1
S	Slave address	Wr	A	Command Code	A

1	7	1	1
Sr	Slave Address	Rd	A

8	1	8	1	8	1
Byte count = N	A	Data 1	A	Data 2	A

8	1	8	1	8	1	1
.....	A	Data N	A	PEC	NA	P

**Linear Data Format:** The definition is identical to Part II of the PMBus™ Specification. All standard PMBus™ values, except for output voltage related functions, are represented by the linear format described below. Output voltage functions are represented by a 16-bit mantissa. Output voltage has an E=-9 constant exponent.

The Linear Data Format is a two-byte value with an 11-bit, two's complement mantissa and a 5-bit, two's

## Technical Specifications (continued)

complement exponent or scaling factor, its format is shown below.

Data Byte High					Data Byte Low											
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Exponent (E)					Mantissa (M)										

The relationship between the Mantissa, Exponent, and Actual Value (V) is given by the following equation:

$$V = M * 2^E$$

Where: V is the value, M is the 11-bit, two's complement mantissa, E is the 5-bit, two's complement exponent.

### Standard features

**Supported features that are not readable:** The commands below are supported at the described setting, but they cannot be read back through the command set.

Command	Comments
ON_OFF_CONFIG (0x02)	Both the CNTL pin, and the OPERATION command, enabling or disabling the output, are supported. Other options are not supported.
Capability (0x19)	400KHz, ALERT#
PMBus™ revision (0x98)	1.2

**Status and Alarm registers:** The registers are updated with the latest operational state of the rectifier. For example, whether the output is ON or OFF is continuously updated with the latest state of the rectifier. However, alarm information is maintained until a clear\_fault command is received from the host. For example, the shutdown or OC\_fault bits stay in their alarmed state until the host clears the registers.

A clear\_faults clears all registers. If a fault persists after the clear\_faults is commanded, the register bit annunciating the fault is reset again.

### PMBus™ Addressing

**Hardware setting:** The signal pin, ADDR(A3) configure the address of the power supply. Note that the ground reference for addressing is Signal Ground (SGND). Internally each power supply has a 10kΩ pull up resistor between the ADDR pin and 3.3V. The resistance between the ADDR pin and SGND shall determine the values for A2-A0. The nominal resistor and corresponding voltage value for each position is tabulated below.

ADDR PIN (A3) resistor to GND (K-ohm)	Nominal voltage (V)	Address		
		A2	A1	A0
0.82	0.25	0	0	0
2.7	0.70	0	0	1
5.6	1.18	0	1	0
8.2	1.48	0	1	1
15	1.98	1	0	0
27	2.41	1	0	1
56	2.80	1	1	0
180	3.12	1	1	1

### Firmware setting:

Device	Address	Address Bit Assignments (Most to Least Significant)							
		7	6	5	4	3	2	1	0
μP	B0 – BF	1	0	1	1	A2	A1	A0	R/W
Broadcast	00	0	0	0	0	0	0	0	0
EEPROM	A0 – AF	1	0	1	0	A2	A1	A0	R/W
		MSB						LSB	

## Technical Specifications (continued)

### PMBus™ Command set:

Command	Hex Code	Data Field	Volatile Memory Storage <sup>2</sup> / Default
Operation	0x01	1	Yes
Clear_Faults	0x03	-	
Write_Protect	0x10	1	Yes/00
Restore_default_all	0x12	-	
Restore_user_all	0x16	-	
Store_user_code	0x17	1	Yes
Restore_user_code	0x18	1	
Vout_mode	0x20	1	
Vin_ON	0x35	2	
Vin_OFF	0x36	2	
Fan_config_1_2	0x3A	1	Yes / 90
Fan_command_1	0x3B	2	
Vout_OV_fault_limit	0x40	2	Yes / 14.0
Vout_OV_fault_response	0x41	1	No / 80
Vout_OV_warn_limit	0x42	2	Yes / 13.5
Vout_UV_warn_limit	0x43	2	Yes / 10.8
Vout_UV_fault_limit	0x44	2	Yes / 10.0
Vout_UV_fault_response	0x45	1	No / C0
Iout_OC_fault_limit	0x46	2	Yes / 78.0
Iout_OC_fault_response	0x47	1	No / F8
Iout_OC_LV_fault_limit	0x48	2	Yes / 7.0
Iout_OC_warn_limit	0x4A	2	Yes / 72.0
OT_fault_limit	0x4F	2	Yes / 130
OT_fault_response	0x50	1	Yes / C0
OT_warn_limit	0x51	2	Yes / 120
Vin_OV_fault_limit	0x55	2	No / 275
Vin_OV_fault_response	0x56	1	No / C0
Vin_OV_warn_limit	0x57	2	Yes / 265
Vin_UV_warn_limit	0x58	2	Yes / 85.5
Vin_UV_fault_limit	0x59	2	No / 73
Vin_UV_fault_response	0x5A	1	No / C0
Status_byte	0x78	1	
Status_word (+ byte)	0x79	1	
Status_Vout	0x7A	1	
Status_Iout	0x7B	1	
Status_Input	0x7C	1	
Status_temperature	0x7D	1	
Status_CML	0x7E	1	
Status_fans_1_2	0x81	1	
Read_Vin	0x88	2	
Read_Iin	0x89	2	
Read_Vout	0x8B	2	
Read_Iout	0x8C	2	
Read_temp_primary	0x8D	2	
Read_temp_ambient	0x8E	2	
Read_temp_secondary	0x8F	2	
Read_fan_speed_1	0x90	2	
Read_Pin	0x97	2	
Mfr_ID	0x99	<b>5</b>	
Mfr_model	0x9A	16	
Mfr_revision	0x9B	7	
Mfr_serial	0x9E	16	

Command	Hex Code	Data Field	Volatile Memory Storage <sup>2</sup> / Default
Read_firmware_rev	0xD5	7	
Read_run_timer	0xD6	4	
Read_temp_inlet	0xDB	2	
Reserved for factory use	0xDC		
Reserved for factory use	0xDD		
Reserved for factory use	0xDE		
Restart_after_X_30_sec	0xF7	1	No / 0

### Command Descriptions

**Operation (0x01):** Turns the 12V output ON or OFF. The default state is ON at power up. Only the following

FUNCTION	DATA BYTE
Unit ON	0x80
Unit OFF	0x00

data bytes are supported:

To RESET the rectifier using this command, command the rectifier OFF, wait at least 2 seconds, and then command the rectifier back ON. All alarms and shutdowns are cleared during a restart.

**Clear\_faults (0x03):** Clears all STATUS and FAULT registers and resets the Alert# line of the I<sup>2</sup>C side in control. The I<sup>2</sup>C side not in control cannot clear registers in the power supply. This command is always executable.

If a fault persists after the issuance of the clear\_faults command, the specific registers indicating the fault first clears have their parameters read, regardless of the write\_protect settings. The contents of this register cannot be stored into non-volatile memory using the Store\_user\_code may command. The but then get set again to indicate that the unit is still in the fault state.

**WRITE\_PROTECT register (0x10):** Used to control writing to the PMBus™ device. The intent of this command is to provide protection against accidental changes. All supported commands default setting of this register is enable\_all\_writes, write\_protect 0x00h. The write\_protect command must always be accepted.

## Technical Specifications (continued)

FUNCTION	DATA BYTE
Enable all writes	00
Disable all writes except write_protect	80
Disable all writes except write_protect and OPERATION	40

**Restore\_Default\_All (0x12):** Restores all operating register values and responses to the factory default parameters set in the rectifier. The factory default cannot be changed.

**Restore\_default\_code (0x14):** Restore only a specific register parameter into the operating register section of the rectifier.

**Store\_user\_code (0x17):** Changes the user default setting of a single register. In this fashion some protection is offered to ensure that only those registers that are desired to be changed are in fact changed.

**Restore\_user\_code (0x18):** Restores the user default setting of a single register.

**Vout\_mode (0x20):** This is a 'read only' register. The upper three bits specify the supported data format, in this case Linear mode. The lower five bits specify the exponent of the data in two's complement binary format for output voltage related commands, such as Vout\_command. These commands have a 16 bit mantissa. The exponent is fixed by the rectifier and is returned by this command.

Mode	Bits [7:5]	Bits [4:0] (Parameter)
Linear	000b	xxxxxb

**Vin\_ON (0x35):** This is a 'read only' register that informs the controller at what input voltage level the rectifier turns ON.

The default value is tabulated in the data section.

**Vin\_OFF (0x36):** This is a 'read only' register that informs the controller at what input voltage level the rectifier turns OFF. The default value is tabulated in the data section.

**Fan\_config\_1\_2 (0x3A):** This command requires that the fan speed be commanded by duty cycle.

Both fans must be commanded simultaneously. The tachometer pulses per revolution is not used. Default is duty cycle control.

**Fan\_command\_1 (0x3B):** This command instructs the rectifier to increase the speed of both fans. The transmitted data byte represents the hex equivalent of duty cycle in percentage, i.e. 100% = 64h. The command can only increase fan speed, it cannot instruct the rectifier to reduce the fan speed below what the rectifier requires for internal control. An incorrect value will result in a 'data error'.

Sending 00h tells the rectifier to revert back to its internal control.

**Vout\_OV\_fault\_limit (0x40):** Sets the value at which the main output voltage will shut down. The default OV\_fault value is set at 14.0Vdc. This level can be permanently changed and stored in non-volatile memory.

**Vout\_OV\_fault\_response (0x41):** This is a 'read only' register. The only allowable state is a latched.

**Vout\_OV\_warn\_limit (0x42):** Sets the value at which a warning will be issued that the output voltage is too high. The default OV\_warn limit is set at 13.5Vdc. Exceeding the warning value will set the Alert# signal. This level can be permanently changed and stored in non-volatile memory.

**Vout\_UV\_warn\_limit (0x43):** Sets the value at which a warning will be issued that the output voltage is too low. The default UV\_warning limit is set at 10.8Vdc. Reduction below the warning value will set the Alert# signal. This level can be permanently changed and stored in non-volatile memory.

**Vout\_UV\_fault\_limit (0x44):** Sets the value at which the rectifier will shut down if the output gets below this level. The default UV\_fault limit is set at 10Vdc. This register is masked if the UV is caused by interruption of the input voltage to the rectifier. This level can be permanently changed and stored in non-volatile memory.

## Technical Specifications (continued)

**Vout\_UV\_fault\_response (0x45):** This is a 'read only' register. The only allowable state is hiccup. If the fault condition persists it will latch after the fifth unsuccessful attempt.

**Iout\_OC\_fault\_limit (0x46):** Sets the value at which the rectifier will shut down at High/Low Line. This level can be permanently changed and stored in non-volatile memory.

**Iout\_OC\_fault\_response (0x47):** This is a 'read only' register. The only allowable state is hiccup. If the fault condition persists it will latch after the fifth unsuccessful attempt.

**Iout\_OC\_warn\_limit (0x4A):** Sets the value at which the rectifier issues a warning that the output current is getting too close to the shutdown level at high/low line. This level can be permanently changed and stored in non-volatile memory.

**OT\_fault\_limit (0x4F):** Sets the value at which the rectifier responds to an OT event, sensed by the hottest sensor. The response is defined by the OT\_fault\_response register.

**OT\_fault\_response (0x50):** Sets the response if the output overtemperature exceeds the OT\_fault\_limit value. The default OT\_fault\_response is hiccup (0xC0). The only two allowable states are latched (0x80) or hiccup. The default response state can be permanently changed and stored in non-volatile memory.

**OT\_warn\_limit (0x51):** Sets the value at which the rectifier issues a warning when the hottest temperature sensor exceeds the warn limit.

**Vin\_OV\_fault\_limit (0x55):** Sets the value at which the rectifier shuts down because the input voltage exceeds the allowable operational limit. The default Vin\_OV\_fault\_limit is set at **275Vac**. This level can be permanently lowered and stored in non-volatile memory.

**Vin\_OV\_fault\_response (0x56):** This is a 'read only' register. The only allowable state is restart.

**Vin\_OV\_warn\_limit (0x57):** Sets the value at which a warning will be issued that the input voltage is too high. The default OV\_warn\_limit is **265Vac**. This level can be permanently changed and stored in non-volatile memory.

**Vin\_UV\_warn\_limit (0x58):** This is another warning flag indicating that the input voltage is decreasing dangerously close to the low input voltage shutdown level. The default UV\_fault\_limit is **85.5Vac**. This level can be permanently raised, but not lowered, and stored in non-volatile memory.

**Vin\_UV\_fault\_limit (0x59):** Sets the value at which the rectifier shuts down because the input voltage falls below the allowable operational limit. The default Vin\_UV\_fault\_limit is set at **73Vac**. This level can be permanently raised and stored in non-volatile memory.

**Vin\_UV\_fault\_response (0x5A):** This is a 'read only' register. The allowable state is restart.

**STATUS\_BYTE (0x78):** Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Unit is busy	0
6	OUTPUT OFF	0
5	VOUT Overvoltage Fault	0
4	IOUT Overcurrent Fault	0
3	VIN Undervoltage Fault	0
2	Temperature Fault or Warning	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

**STATUS\_WORD (0x79):** Returns status\_byte as the low byte and the following high\_byte.

Bit Position	Flag	Default Value
7	VOUT Fault or Warning	0
6	IOUT Fault or Warning	0
5	INPUT Fault or Warning	0
4	MFR SPECIFIC	0
3	POWER_GOOD# (is negated)	0
2	FAN Fault or Warning	0
1	OTHER	0
0	UNKNOWN Fault or Warning	0

## Technical Specifications (continued)

**STATUS\_VOUT (0x7A):** Returns one byte of information of output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	VOUT_OV_WARNING	0
5	VOUT_UV_WARNING	0
4	VOUT UV Fault	0
3-0	X	0

**STATUS\_IOUT (0x7B):** Returns one byte of information of output current related faults. The OC Fault limit sets where current limit is set. The rectifier shuts down below the LV fault limit setting.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	IOUT OC LV Fault	0
5	IOUT OC Warning	0
4	X	0
3	CURRENT SHARE Fault	0
2	IN POWER LIMITING MODE	0
1-0	X	0

**STATUS\_INPUT (0x7C):** Returns one byte of information of input voltage related faults.

Bit Position	Flag	Default Value
7	VIN_OV_Fault	0
6	VIN_OV_Warning	0
5	VIN_UV_Warning	0
4	VIN_UV_Fault	0
3	Unit OFF for low input voltage	0
2	IIN_OC_Fault	0
1-0	X	0

**STATUS\_TEMPERATURE (0x7D):** Returns one byte of information of temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5-0	X	0

**STATUS\_CML (0x7E):** Returns one byte of information of communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Data	0
5	Packet Error Check Failed	0
4-2	X	0
1	Other Communication Fault	0
0	X	0

**STATUS\_fans\_1\_2 (0x81):** Returns one byte of information of fan status.

Bit Position	Flag	Default Value
7	Fan 1 fault	0
6	X	0
5-4	X	0
3-2	Fan 1 & 2 speed overwritten	0
1-0	X	0

### Read back Descriptions

Single parameter read back: Functions can be read back one at a time using the read\_word\_protocol with PEC. A command is first sent out notifying the slave what function is to be read back followed by the data transfer.

Analog data is always transmitted LSB followed by MSB. A NA following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

1	8	1	8	1
S	Slave address	Wr	A	Command Code
				A

1	8	1
Sr	Slave address	Rd
		A

8	1	8	1	8	1	1
LSB	A	MSB	A	PEC	No-Ack	P

**Read back error:** If the  $\mu$ C does not have sufficient time to retrieve the requested data, it has the option to return all FF's instead of incorrect data.

**Read\_fan\_speed 1 (0x90):** Reading the fan speed is in Linear Mode returning the RPM value of the fan.

**Read\_FRU\_ID (0x99, 0x9A, 0x9B, 0x9E):** Returns FRU information. Must be executed one register at a time.

1	8	1	8	1
S	Slave address	Wr	A	Command 0x9x
				A

1	8	1	8	1
Sr	Slave address	Rd	A	Byte count = x
				A

8	1	8	1	8	1	8	1	1
Byte_1	A	Byte	A	Byte_x	A	PEC	No-Ack	P

Mfr\_ID (0x99): Manufacturer in ASCII – 5 characters maximum, OmniOn – Power represented as, **OmniOnPE**

## Technical Specifications (continued)

**Mfr\_ID (0x9A):** Manufacturer model-number in ASCII – 16 characters, for this unit:  
MPR0812TExxxxxx

**Mfr\_revision (0x9B):** Total 7 bytes, provides the product series number when the product was manufactured.

**Mfr\_serial (0x9E):** Product serial number includes the manufacturing date, manufacturing location in up to 16 characters. For example:

22CS51018193xxx, is decoded as;

22 – year of manufacture, 2022

CS – manufacturing location, in this case Shanghai

51 – week of manufacture

018193xxx – serial #, mfr choice

### Manufacturer-Specific PMBus™ Commands

Many of the manufacturer-specific commands read back more than two bytes. If more than two bytes of data are returned, the standard SMBus® Block read is utilized. In this process, the Master issues a Write command followed by the data transfer from the rectifier. The first byte of the Block Read data field sends back in hex format the number of data bytes, exclusive of the PEC number, that follows. Analog data is always transmitted LSB followed by MSB. A No-ack following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

**Read\_firmware\_rev [0xD5]:** Reads back the firmware revision of all three  $\mu$ C in the rectifier.

1	7	1	1	8	1
S	Slave address	Wr	A	Command Code	A

1	1	7	1	1	8	1
A	Sr	Slave Address	Rd	A	Byte Count =	A

8	1	8	1
Primary major	A	Primary minor rev	A

8	1	8	1
Secondary major rev	A	Secondary minor rev	A

8	1	8	1	8	1	1
I <sup>2</sup> C major rev	A	I <sup>2</sup> C revision	A	PEC	No-ack	P

**Read\_run\_timer [0xD6]:** This command reads back the recorded operational ON state of the rectifier in hours. The operational ON state is accumulated from the time the rectifier is initially programmed at the factory. The rectifier is in the operational ON state both when in standby and when it delivers main output power. Recorded capacity is approximately 10 years of operational state.

1	7	1	1	8	1
S	Slave address	Wr	A	Command Code	A

1	7	1	1	8	1
Sr	Slave Address	Rd	A	Byte count = 3	A

8	1	8	1	8	1
Time - LSB	A	Time	A	Time - MSB	A

8	1	1
PEC	No-ack	P

**Restart\_after\_X\_30\_sec [0xF7]:** This command is for customer use for special applications. After writing special value ( X= 1 ~ 9), the module will turn off and then restart after X\*30 seconds. The default value is 0, which means no action of turn off and restart.

### General performance descriptions

**Default state:** Rectifiers are programmed in the default state to automatically restart after a shutdown has occurred. The default state can be reconfigured by changing non-volatile memory (Store\_user\_code).

Restart after a latching: PMBus™ fault\_response commands can be configured to direct the rectifier to remain latched off for over\_voltage, over\_temperature and over\_current.

To restart after a latch off either of five restart mechanisms are available.

1. The hardware pin ON/OFF may be cycled OFF and then ON.
2. The unit may be commanded to restart via I<sup>2</sup>C through the Operation command by cycling the output OFF followed by ON.
3. Remove and reinsert the unit.
4. Turn OFF and then turn ON AC power to the unit.
5. Changing firmware from latch off to restart.

Each of these commands must keep the rectifier in the OFF state for at least 2 seconds, except for changing to restart.

A power system that is comprised of a number of rectifiers could have difficulty restarting after a

## Technical Specifications (continued)

shutdown event because of the non-synchronized behavior of the individual rectifiers. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;


1. Issuing a GLOBAL OFF and then ON command to all rectifiers,
2. Toggling Off and then ON the ON/OFF (ENABLE) signal
3. Removing and reapplying input commercial power to the entire system.

The rectifiers should be turned OFF for at least 20 – 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual rectifiers.

Auto\_restart: Auto-restart is the default configuration for over-current and over-temperature shutdowns. These features are configured by the PMBus™ fault\_response commands

## Technical Specifications (continued)

### Wiring diagram for output




### CURRENT SHARING NOTS

Main current sharing is achieved using active current share method details Current sharing can be achieved with or without the remote sense (V\_SENSE) connected to the common load. +VSB outputs can be tied together for redundancy but total combined output power must not exceed the related standby power. The +VSB output has an internal ORING MOSFEET for additional redundancy/internal short protection. The current sharing pin B5 is connected between sharing units (from an ISHARE bus). It is an input and/or an output (bi-directional analogue bus) as the voltage on the line controls the current share between sharing units. A power supply will respond to a change in this voltage but a power supply can also change the voltage depending on the load drawn from it. On a single unit, the voltage on the pin (and the common ISHARE bus would read 8VDC at 100% load. For two units sharing the same load this would read 4VDC for perfect current sharing (i.e. 50% load per unit). The load for both the main 12V and VSB rails at the initial startup shall not be allowed to exceed the capability of a single unit. The load can be increased after a delay of 3sec (minimum), to allow all sharing units to achieve steady regulation.

# Technical Specifications (continued)

## Mechanical Outline




## Connector Pin Assignments

**Input Connector:** IEC320, C14; mating connector: IEC320, C13 type

**Output Connector:** MiniPAK HDL, 25s10p, RA Plug TE CONNECTIVITY 1926736-3

**Mating connector:** TE Connectivity 2-1926739-5 (or FCI 10108888-R10253SLF)



PART NUMBER	ROWS	SIGNALS					POWERS									
		1	2	3	4	5	1	2	3	4	5	6	7	8	9	10
10122466-005LF 25S * 10P	E															
	D															
	C															
	B															
	A															

With respect to signals "3" in Columns 5, refers to the shortest level signal pin; the "shortest" pins are the "last to make, first to break" in the mating sequence

Pin	Function	Description	Pin	Function	Description
6,7,8,9,10	+12V_OUT	+12V Main Output	C3	SDA	I2C Serial Data Line
1,2,3,4,5	+12V_RTN	+12V Main Output Return	D3	VI_SENSE_R	Remote Sense Return (-VE)
A1	+VSB	Standby Output	E3	VI_SENSE	Remote Sense (+VE)
B1	+VSB	Standby Output	A4	SCL	I2C Serial Clock Line
C1	+VSB	Standby Output	B4	PS_ON_L	Remote On/Off (Enable/Disable)
D1	+VSB	Standby Output	C4	SMB_ALERT	Alert signal to host system
E1	+VSB	Standby Output	D4	Unused	No End User Connection
A2	+VSB_Return/SGND	Standby Output Return / Signal Ground	E4	Input_OK	Input Source Present & "OK"
B2	+VSB_Return/SGND	Standby Output Return / Signal Ground	A5	PS_KILL	Power Supply "kill"; short pin
C2	Unused	No End User Connection	B5	ISHARE	Current Share bus; short pin
D2	Unused	No End User Connection	C5	PW_OK	Power "OK"; short pin
E2	Unused	No End User Connection	D5	Unused	No End User Connection
A3	Address	Address	E5	PRESENT_L	Power Module Present; short pin
B3	Unused	No End User Connection			

## Technical Specifications (continued)

### Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

PRODUCT	OUTPUT	STANDBY	AIRFLOW	ORDERING PART NUMBER
MPR0812TEX12Z01A	850W, +12Vout AC Input front-end with 12Vsbaux	12V @1A	Standard (from ACin to DCout)	MPR0812TEX12Z01A
MPR0812TER12Z02A	850W +12Vout AC Input front-end with 12Vsb aux; reverse air flow	12V @1A	Reverse (from DCout to ACin)	MPR0812TER12Z02A

## Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
0.1	07/26/2022	Initial release for MPR0812TE version.
1.0	02/01/2023	Updated specifications per P2 samples test results. Corrected descriptions and typos for several items. Added new PMBus command(0xF7).
1.1	08/16/2023	Remove second row from Parameters on pg. 5.
1.2	10/25/2023	Updated as per OmniOn template

**OmniOn Power Inc.**

601 Shiloh Rd.  
Plano, TX USA

[omnionpower.com](http://omnionpower.com)

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.